Digital Hardware Processing of Rotational Synthesis Data

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hardware for Efficient Data Processing

Modulo 2+1 multiplier and squarer are critical components in various applications such as secure communications in networked instrumentation and distributed measurement systems, data encryption and residue arithmetic that increasingly demand high-speed and low-power operations. In this paper, an efficient hardware architecture of modulo 2 + 1 multiplier and squarer are proposed and validated to...

متن کامل

Data Processing in Modern Hardware

Data processing is changing in radical ways from how it has developed in the last four to five decades. On the one hand, data science and big data have brought an unprecedented growth and variety in data sizes, demanding workloads, data types, and applications. From studying social networks on graph data to genomics over string matching algorithms; from low latency key value stores used to retr...

متن کامل

Algebraic Technique for Efficient Hardware Synthesis of Linear Digital Signal Processing Systems

Portable embedded system applications involving image, video or speech processing regularly perform linear computations. Linear computations (e.g. discrete cosine transform (DCT), discrete Fourier transforms (DFT) and filtering operations) are often implemented in custom hardware to meet the constraints on performance and power consumption. These linear computations consist of a number of multi...

متن کامل

System-Level Architectural Hardware Synthesis for Digital Signal Processing Sub-Systems

This thesis presents a novel system-level synthesis framework called SystemLevel Architectural Synthesis Framework (SYLVA), which synthesizes Digital Signal Processing (DSP) sub-systems modeled by synchronous data ow into hardware implementations in Application-Speci c Integrated Circuit (ASIC), Field-Programmable Gate Array (FPGA) or Coarse-Grained Recon gurable Architecture (CGRA) style. SYLV...

متن کامل

Hardware Communication Refinement in Digital Signal Processing, Modelling Issues

In this paper we present the different modelling problems which a Digital Signal Processing (DSP) application designer has to tackle while refining an abstract specification relying on coarse grain data (e.g. matrices) toward a hardware implementation model relying on fine grain data (e.g. scalar). To address this problematic, we propose a modelling framework which can be used to refine an algo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Astronomical Union Colloquium

سال: 1979

ISSN: 0252-9211

DOI: 10.1017/s0252921100074819